

ABSTRACT OF THE DISCLOSURE

A high speed power-gating technique for an integrated circuit device having a Sleep Mode of operation comprises providing an output stage coupled 5 between a supply voltage source and a reference voltage source and driving a gate terminal of least one element of the output stage to a level above that of the supply voltage source or below that of the reference voltage source in the Sleep Mode of 10 operation.